1. Introduction {#sec1-materials-10-00319}
===============

Oxide semiconductors have received much attention for a wide range of emerging applications such as flexible screens and wearable electronics \[[@B1-materials-10-00319],[@B2-materials-10-00319]\]. Compared with conventional thin-film semiconductors such as amorphous silicon, they have a number of advantages including high electron mobilities, low fabrication temperatures, scalable deposition methods, highly uniform surfaces, and mechanical flexibility \[[@B3-materials-10-00319]\]. The desirability of oxide semiconductors is furthered by their large band gap which allows for high optical transmittance in the visible spectrum, a prerequisite for transparent electronics \[[@B2-materials-10-00319]\].

So far, vast progress has been made in *n*-type oxide semiconductors such as ZnO and amorphous InGaZnO~x~ (IGZO). For instance, IGZO has started to be commercialized to replace amorphous silicon for backplane drivers of flat-panel displays \[[@B4-materials-10-00319]\]. Schottky diodes \[[@B5-materials-10-00319],[@B6-materials-10-00319]\] and thin-film transistors (TFTs) \[[@B7-materials-10-00319]\] based on IGZO have also demonstrated operating frequencies in the gigahertz regime. In contrast, there are relatively few studies on *p*-type oxide semiconductors. *P*-channel TFTs are necessary in order to fabricate high-performance CMOS logic gates for practical applications in order to achieve high noise immunity, low static power consumption, high yield, and good reliability \[[@B2-materials-10-00319]\]. Currently, SnO has been regarded as the most promising *p*-type oxide semiconductor due to its high stability in air and field-effect mobility in comparison to copper oxide Cu~2~O \[[@B4-materials-10-00319]\]. SnO exhibits excellent *p*-type conductivity due to the effective overlap of Sn 5*s* orbitals at the valance band maximum \[[@B8-materials-10-00319]\]. Different deposition techniques, including thermal evaporation \[[@B9-materials-10-00319],[@B10-materials-10-00319]\], electron beam evaporation \[[@B11-materials-10-00319]\], pulsed laser deposition \[[@B12-materials-10-00319],[@B13-materials-10-00319]\], and RF/DC sputtering \[[@B14-materials-10-00319],[@B15-materials-10-00319],[@B16-materials-10-00319]\], have been used to obtain *p*-type SnO. Among these techniques, sputtering is more desirable as it is widely used in industries for thin-film deposition \[[@B17-materials-10-00319]\]. A field-effect hole mobility above 10 cm^2^/(V∙s) has been realized for SnO TFTs \[[@B15-materials-10-00319]\], which is comparable to the typical values obtained by *n*-type oxide semiconductors such as IGZO and ZnO. This makes SnO a suitable candidate for future thin-film complementary electronics. So far, CMOS inverters using *n*-type semiconductors (such as SnO~2~, ZnO) and *p*-type SnO TFTs have been fabricated \[[@B18-materials-10-00319],[@B19-materials-10-00319],[@B20-materials-10-00319],[@B21-materials-10-00319],[@B22-materials-10-00319]\]. CMOS-like inverters based on bipolar SnO TFTs have also been demonstrated \[[@B12-materials-10-00319]\]. From an applications point of view, it may be highly desirable to complement SnO with IGZO for CMOS logic gates because both semiconductors can be deposited by sputtering techniques, the same method widely used in the current IGZO electronics industries. Their mechanical flexibility and high transparency in the visual region are also preferable for future flexible and transparent electronic devices, which are regarded as the basis of the Internet of Things. In this work, we fabricated *n*-type IGZO and *p*-type SnO TFTs. The *p*-type SnO TFTs were optimized through the use of different thermal treatments of the SnO thin-films. Complementary inverters based on IGZO and SnO TFTs were demonstrated with a full output voltage swing. By cascading the inverters with large noise margins, a three-stage IGZO and SnO ring oscillator was fabricated to operate at 2.63 kHz with a high output amplitude. The incorporation of IGZO and SnO into CMOS logic offers a promising route towards flexible CMOS electronics, such as radio-frequency identification tags and fully oxide-based microprocessors.

2. Materials and Methods {#sec2-materials-10-00319}
========================

The TFTs were fabricated on highly *p*-type doped Si substrate with 100-nm-thick thermally oxidized SiO~2~. By using a 3 in metallic Sn target, a 27-nm-thick SnO film was deposited by using RF sputtering at 150 W in the Ar/O~2~ mixture gas. The pressure was 4.6 mTorr and the flow rates of Ar and O~2~ were 21 sccm and 3 sccm, respectively. Then the SnO films were thermally annealed in air at different temperatures from 100 °C to 250 °C for 1 h. The 50-nm-thick Pt source/drain contacts were deposited by RF sputtering at 80 W in Ar.

For the *n*-type TFTs a 24-nm-thick IGZO active layer was deposited by using RF sputtering at 80 W with a pressure of 4.2 mTorr. The atomic ratio for the target was In:Ga:Zn = 1:1:1. Titanium source/drain contacts were deposited by E-beam evaporator for 50 nm.

The channel width and the channel length of the TFTs were 2 mm and 60 µm, respectively. All patterns were defined by shadow masks as shown in [Figure 1](#materials-10-00319-f001){ref-type="fig"}a. The electrical characteristics were measured by using Agilent E5260B at room temperature in dark. The output of the ring oscillator was measured by using Agilent 54622A oscilloscope.

3. Results and Discussion {#sec3-materials-10-00319}
=========================

[Figure 1](#materials-10-00319-f001){ref-type="fig"}b,c show the transfer and output characteristics of the IGZO TFTs. The device demonstrated an on/off ratio higher than 10^7^. In the output curves, the good linear regions at low drain voltages (*V~D~*) indicate Ohmic contact between Ti and IGZO. In order to obtain high-quality *p*-type SnO films, post-annealing treatments at temperatures below 300 °C are normally required \[[@B12-materials-10-00319],[@B13-materials-10-00319],[@B14-materials-10-00319],[@B15-materials-10-00319]\]. In this work, different annealing temperatures were tested on SnO TFTs as shown in [Supplementary Figure S1](#app1-materials-10-00319){ref-type="app"}. The as-deposited film showed high conductivity and no field-effect modulation. After annealing at 150 °C, the device started to exhibit a weak *p*-type gate dependence, indicating the formation of a *p*-type channel. The device performance further improved after annealing at a higher temperature. It is found that the device annealed at 225 °C showed the best overall performance, and also demonstrated good air stability ([Supplementary Figure S2](#app1-materials-10-00319){ref-type="app"}). However, for the device annealed at 250 °C, the off-current increased almost one order of magnitude, which may be due to the disproportionation reaction of SnO (4SnO → Sn~3~O~4~ + Sn → 2SnO~2~ + 2Sn) \[[@B12-materials-10-00319]\]. In [Figure 1](#materials-10-00319-f001){ref-type="fig"}d,e, the transfer and output characteristics of the SnO TFT annealed at 225 °C are presented. As the affinity and bandgap of SnO are estimated to be 3.59 eV \[[@B23-materials-10-00319]\] and 2.7--3.4 eV \[[@B24-materials-10-00319]\], in order to form good Ohmic contact with SnO, metals with a high work function need to be used as the source/drain contact. In this work, Pt with a work function of 5.4 eV \[[@B25-materials-10-00319]\] provides a good Ohmic contact according to the output curves shown in [Figure 1](#materials-10-00319-f001){ref-type="fig"}e. In the linear transfer curve, the field-effect mobility, *µ*, and the threshold voltage, V~TH~, can be obtained by using $$I_{D} = \frac{W}{L}C_{ox}\mu\left( {V_{G} - V_{TH}} \right)V_{D},~$$ where *I~D~* is the drain current; *W* and *L* are the channel width and length; *C~ox~* is the capacitance per unit area of the dielectric; *V~G~* is the gate voltage. As shown in [Table 1](#materials-10-00319-t001){ref-type="table"}, for the IGZO TFT, it was found that in the linear regime, the threshold voltage was 12.2 V and the linear mobility was 11.92 cm^2^/(V∙s). For the SnO TFT, the linear mobility was found to be 0.51 cm^2^/(V∙s). The threshold voltage was 26.3 V which is higher than that of the IGZO TFT, making it possible to form a high-performance complementary inverter by using SnO and IGZO TFTs. Another important parameter to describe the performance of TFTs is called subthreshold swing (*SS*), given by $$SS = ln10\frac{dV_{G}}{d\left( {lnI_{D}} \right)} = ln10\frac{k_{B}T}{q}\frac{N_{t}}{C_{ox}},$$ where *k~B~* is the Boltzmann constant; *T* is the temperature; *q* is the electron charge; and *N~t~* is the total interface trap density (an indicator of the interface and bulk trap densities) in the channel layer. In the IGZO TFT, the subthreshold swing (*SS*) was 1.84 V/dec which is slightly high due to the thick SiO~2~ dielectric layer. The extracted total interface trap density was 6.41 × 10^12^ cm^−2^·eV^−1^, which is comparable with the values found in other studies \[[@B26-materials-10-00319]\]. The extracted total interface trap density of the SnO TFT was found to 1.03 × 10^13^ cm^−2^·eV^−1^, which is typical for SnO TFTs \[[@B12-materials-10-00319],[@B27-materials-10-00319]\] but still much higher than the value obtained in the IGZO TFT. This might be due to the polycrystalline structure and the multi-phases in the SnO active layer \[[@B2-materials-10-00319],[@B15-materials-10-00319]\]. Such a high trap density also makes the Fermi level difficult to move up at positive biases, resulting in a low on/off ratio of 102 \[[@B13-materials-10-00319]\].

[Figure 2](#materials-10-00319-f002){ref-type="fig"}a shows the surface morphology of an annealed SnO film which was fabricated under the same conditions as the SnO in the TFT. The root-mean-square roughness was 0.83 nm. The grain size was estimated to be around 50 nm, which might contribute to a better hole conduction as the grain boundaries would restrain the electron transport \[[@B9-materials-10-00319]\]. In both the AFM image and the scanning electron microscopy (SEM) image shown in [Figure 2](#materials-10-00319-f002){ref-type="fig"}b, there are some clusters formed on the SnO film, which appear to be metallic Sn grains \[[@B27-materials-10-00319]\]. These clusters are formed after annealing as they cannot be seen in the SEM image of the as-deposited film (shown in the [Supplementary Figure S3](#app1-materials-10-00319){ref-type="app"}). Since the as-deposited SnO film was highly conductive, it is possible that such high conductivity is caused by the excess metallic Sn continuously distributed throughout the film \[[@B27-materials-10-00319]\]. After annealing, the formation of discontinuous Sn clusters may help to reduce the off-current. The XRD pattern of the 1-µm-thick SnO film in [Figure 2](#materials-10-00319-f002){ref-type="fig"}b confirms the existence of metallic Sn. In the SnO films annealed at 225 °C, the excess Sn can exist in two forms, Sn clusters and interstitial tin atoms, in the SnO lattice \[[@B8-materials-10-00319],[@B27-materials-10-00319]\]. The discontinuous Sn clusters should not affect the electrical performance of the SnO TFT. However, according to first principles calculations, interstitial tin atoms may result in a higher mid-gap trap density and thus lower the on/off ratio \[[@B8-materials-10-00319]\]. As these traps are sensitive to the stoichiometry of the SnO film, the device performance can be further improved by using different sputtering conditions and post-treatments \[[@B27-materials-10-00319],[@B28-materials-10-00319]\].

The operation of the IGZO and SnO complementary inverter at different supply voltages, *V~DD~*, is shown in [Figure 3](#materials-10-00319-f003){ref-type="fig"}a. The device demonstrated a full output voltage swing from 0 V to *V~DD~*. The threshold voltage was found to be 17 V where *V~in~* = *V~out~*. It is close to the ideal value, *V~DD~*/2. The input-low voltage (*V~IL~*) and the input-high voltage (*V~IH~*) are defined as the point where d(*V~out~*)/d(*V~in~*) = −1. It was found that *V~IL~* = 14.4 V and *V~IH~* = 20.0 V. The transition region can be determined by (*V~IH~* − *V~IL~*) which equals 5.6 V. The noise margin high was found to be 20 V by using (*V~DD~* − *V~IH~*), which is 50% of *V~DD~*, and the noise margin low was 14.4 V which equaled *V~IL~*, around 36% of *V~DD~*. The large values suggest that the complementary inverter could withstand a high noise level. In [Figure 3](#materials-10-00319-f003){ref-type="fig"}b, the gain of the inverter at *V~DD~* = 40 V was found to reach as high as 24 even with the same *W*/*L* ratio. Compared with the gain obtained by other complementary oxide-based inverters, for example, 10 for SnO and In~2~O~3~ \[[@B29-materials-10-00319]\], four for SnO and SnO/Cu~2~O \[[@B22-materials-10-00319]\], 17 for SnO and ZnO \[[@B21-materials-10-00319]\], the combination of SnO and IGZO TFTs shows a promising potential pathway towards the realization of fully oxide-based electronics. In [Supplementary Figure S4](#app1-materials-10-00319){ref-type="app"}, the leakage current, *I~DD~*, at *V~DD~* = 5 V was found to be 1.4 nA in the on-state and 2.5 μA in the off-state, corresponding to 9 nW and 12.5 μW static power consumption at the on- and off-states, respectively. The high leakage current in the off-state is due to the high off-current of the SnO TFT. This can be further improved by optimizing the device geometry such as the channel width and channel length. By using high-*κ* dielectrics or decreasing the thickness of the SiO~2~ layer, the operation voltage of the inverter can be further reduced to meet the supply voltage in standard integrated circuits.

As the maximum gain of the inverter was obtained at a positive input voltage, a ring oscillator can be built by directly stacking three inverters together as shown in [Figure 4](#materials-10-00319-f004){ref-type="fig"}a. The extra inverter was used as a buffer to allow measurement of the output without disturbing the oscillation. The output voltage as a function of time is shown in [Figure 4](#materials-10-00319-f004){ref-type="fig"}b at different supply voltages. The output amplitudes and frequencies are summarized in [Table 2](#materials-10-00319-t002){ref-type="table"}. It was found that the peak-to-peak amplitude and the frequency of the output signal at 40 V were 36.1 V and 2.63 kHz, respectively. Thus, the delay time for each stage was estimated to be 63 µs by using $f = 1/\left( {2nt_{d}} \right)$, where $n$ is the number of stages and $t_{d}$ represents the delay time. This value is similar to the propagation delay per stage of 50 μs in the SnO/ZnO ring oscillator \[[@B21-materials-10-00319]\]. However, the oscillation frequency of the complementary ring oscillator depends on the transit frequency of the TFT \[[@B30-materials-10-00319]\], which is proportional to $\mu/\left\lbrack {L_{ch}\left( {L_{ch} + L_{ol}} \right)} \right\rbrack$ where $L_{ch}$ is the channel length and $L_{ol}$ represents the length of the total overlapping area between the source/drain and the gate. In this work, $L_{ol}$ was 1.3 mm, significantly larger than the 25 μm used in the SnO/ZnO ring oscillator \[[@B21-materials-10-00319]\]. If scaling the device in this work down to the same dimensions as the bottom-gated IGZO pseudo-ring oscillator with a channel length of 10 μm, a 2 μm overlap and a $t_{d}$ of 136 ns \[[@B31-materials-10-00319]\], the propagation delay is estimated to be 92 ns. By further reducing $L_{ch}$ to 2 µm and $L_{ol}$ to 5 µm, it is possible to improve the oscillation frequency to 13.56 MHz, which could be used as the clock generator in oxide-semiconductor--based flexible radio-frequency identification tags. Despite that being the subject of future work, the demonstration of the complementary SnO/IGZO ring oscillator shows the potential of the fully oxide-based complementary electronics.

4. Conclusions {#sec4-materials-10-00319}
==============

In this work, complementary inverters composed of the *n*-IGZO TFT and the *p*-SnO TFT were fabricated on Si substrates. The SnO TFT was annealed in air at 225 °C for 1 h to obtain *p*-type performance. The inverter demonstrated a gain of 24 at a supply voltage of 40 V. By cascading the inverters, a three-stage ring oscillator was demonstrated. The output frequency was 2.63 kHz with a supply voltage of 40 V. Our study suggests that other CMOS logic gates and more complex CMOS circuits can be made using SnO and IGZO TFTs in potential larger-area transparent electronics fully based on oxide semiconductors.
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![(**a**) Schematic of the SnO and IGZO TFTs; (**b**) Transfer and (**c**) output characteristics of the IGZO TFT; (**d**) Transfer and (**e**) output characteristics of the SnO TFT.](materials-10-00319-g001){#materials-10-00319-f001}

![(**a**) AFM surface morphology, (**b**) SEM image, and (**c**) XRD pattern of the SnO film after being annealed in air at 225 °C for 1 h.](materials-10-00319-g002){#materials-10-00319-f002}

![(**a**) Output voltage and (**b**) gain of the complementary inverter as a function of input voltage at different *V~DD~*.](materials-10-00319-g003){#materials-10-00319-f003}

![(**a**) Schematic of the three-stage ring oscillator with an output buffer; (**b**) Output voltage of the complementary ring oscillator as a function of time at different *V~DD~*.](materials-10-00319-g004){#materials-10-00319-f004}
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###### 

Electrical characteristics of the IGZO and SnO TFTs.

                            IGZO TFT at *V~D~* = 1 V   SnO TFT at *V~D~* = −1 V
  ------------------------- -------------------------- --------------------------
  *µ* (cm^2^·V^−1^ s^−1^)   11.92                      0.51
  *V~TH~* (V)               12.21                      20.11
  *SS* (V/dec)              1.84                       28.70
  *N~t~* (cm^−2^ eV^−1^)    6.41 × 10^12^              1.03 × 10^13^
  On/off ratio              10^7^                      102
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###### 

Properties of the three-stage complementary ring oscillator.

  *V~DD~*   Peak-Peak Amplitude   Measured Frequency
  --------- --------------------- --------------------
  20 V      8.9 V                 0.97 kHz
  30 V      23.0 V                1.83 kHz
  40 V      36.1 V                2.63 kHz
